

## **5. DISASSEMBLY AND ASSEMBLY**

## ABOUT THIS CHAPTER

This chapter explains how to disassemble and assemble the various modules of the M20 system.

## CONTENTS

### PAGE

5-1	<u>5. DISASSEMBLY AND ASSEMBLY</u>
5-1	<u>    5.1 BASIC MODULE</u>
5-1	5.1.1 REMOVAL OF BASIC MODULE COVER
5-2	5.1.2 REMOVAL OF THE KEYBOARD
5-3	5.1.3 REMOVAL OF THE DISKETTE DRIVE(S)
5-7	5.1.4 REMOVAL OF THE POWER SUPPLY UNIT
5-8	5.1.5 REMOVAL OF THE MOTHERBOARD
5-10	5.1.6 REPLACEMENT OF THE FUSE
5-11	5.1.7 REMOVAL OF THE FAN
5-11	5.1.8 REMOVAL OF THE POWER SUPPLY CABLE
5-12	5.1.9 REMOVAL OF THE ON/OFF SWITCH
5-13	<u>    5.2 CRT DISPLAY</u>
5-13	5.2.1 REMOVAL OF CRT DISPLAY COVER

## **5. DISASSEMBLY AND ASSEMBLY**

\*\*\*\*\*  
BEFORE CARRYING OUT ANY OF THE FOLLOWING PROCEDURES, MAKE SURE THAT THE M20 IS SWITCHED OFF, THE AC CABLE IS REMOVED FROM THE SUPPLY AND THAT THE DISPLAY AND ANY PERIPHERALS ARE DISCONNECTED FROM THE BASIC MODULE  
\*\*\*\*\*


### **5.1 BASIC MODULE**

#### **5.1.1 REMOVAL OF BASIC MODULE COVER**

The Basic Module cover is maintained in place at the rear by two screws.

Tools required: Normal screwdriver.

- 1 - Loosen the two screws at the rear of the Basic Module cover (see Figure 5-1).
- 



---

Fig. 5-1 Removal of Basic Module Cover


- 2 - Lift the rear of the cover.

3 - Remove the cover

4 - Remove the disk cover (see Figure 5-2).

To reinstall the Basic Module cover, perform the above operations in reverse order.

---



---

Fig. 5-2 Removal of Disk Cover

### 5.1.2 REMOVAL OF THE KEYBOARD

The Keyboard is maintained in place by the Basic Module cover and connected to the motherboard by means of a cable that connects to J11 on the mother board. This cable is hard wired to the keyboard.

Tools Required: Normal screwdriver.

1 - Remove the Basic Module cover and disk cover (see para 5.1.1).

2 - Remove the Keyboard from its two locating tabs (see Figure 5-3).

3 - Unplug the keyboard cable from connector J11 on the motherboard (see Figure 5-3).

To reinstall the keyboard, perform the above operations in reverse order.




Fig. 5-3 Removal of Keyboard

#### 5.1.3 REMOVAL OF THE DISKETTE DRIVE(S)

The M20 may have one or two diskette drives installed. The diskette drives are mounted on a plate that straddles the motherboard.

The procedure for removing a diskette drive from an M20 that has one disk drive installed is as follows:

Tools Required: Normal screwdriver

1 - Remove the Basic Module cover, disk cover (para 5.1.1) and keyboard (para 5.1.2)

2 - Remove the memory expansion boards, if installed (see Figure 5-4).




Fig. 5-4 Expansion Board Connector Positions

- 3 - Unplug the ribbon signal cable from connector J2 on the motherboard and from J1 on the diskette drive (see Figure 5-5).
- 4 - Unplug the power cable from J2 on the diskette drive (see Figure 5-5).
- 5 - Remove the Diskette Drive together with its mounting plate by first sliding the assembly slightly forward to disengage it from its locating tabs and then lifting it clear of the Basic Module.
- 6 - Remove the diskette drive from its mounting plate by removing the screw that fastens it to the front of the mounting plate and sliding it slightly forward to disengage it from its locating tabs.

To reinstall the diskette drive, perform the above operations in reverse order.





Fig. 5-5 Removal of One Diskette Drive

The procedure for removing the diskette drives from an M20 that has two diskette drives installed is as follows:

- 1 - Remove the Basic Module cover, disk cover (para 5.1.1) and keyboard (para 5.1.2).
- 2 - Remove the memory expansion boards, if installed (see Figure 5-4).
- 3 - Unplug the ribbon signal cable from connector J2 on the motherboard and from J1 on the two diskette drives (see Figure 5-6).
- 4 - Unplug the power cable from J2 on the two diskette drives (see Figure 5-6).
- 5 - Remove the Diskette Drives together with their mounting plate by first sliding the assembly slightly forward to disengage it from its locating tabs and then lifting it clear of the Basic Module.

6 - Remove the diskette drives from their mounting plate by removing the screws that fasten them to the front of the mounting plate and sliding them slightly forward to disengage them from their locating tabs.

To reinstall the Diskette Drives, perform the above operations in reverse order.



---

Fig. 5-6 Removal of Two Diskette Drives


#### **5.1.4 REMOVAL OF THE POWER SUPPLY UNIT**

The power supply is mounted on the left side of the Basic Module.

Tools Required: Normal screwdriver.

- 1 - Remove the Basic Module cover, disk cover (para 5.1.1) and keyboard (para 5.1.2).
- 2 - Unplug the cable that connects the power supply to the motherboard from connector J064 on the power supply unit (see Figure 5-6).
- 3 - Unplug the cable(s) that connect(s) the power supply to the diskette drive(s) from connector(s) J061 on the power supply unit (see Figure 5-6).
- 4 - Disconnect the power supply cable(s) and the wires that connect the power supply to the fan from the upper and lower terminal strips (see Figure 5-7).
- 5 - Disconnect the ground wire from the spade terminal on the motherboard (see Figure 5-7).
- 6 - Slide the power supply unit forward until it is released from its locating tabs on the base of the Basic Module and the power supply cable clamps are accessible.
- 7 - Loosen the two cable clamp screws.
- 8 - Remove the power supply cable through its entry hole at the rear of the Basic Module (see Figure 5-11).
- 9 - Remove the power supply unit from the Basic Module.

To reinstall the power supply unit, perform the above operations in reverse order.



	TERMINAL STRIP													
	UPPER							LOWER						
	1	2	3	4	5	6	7	1	2	3	4			
POWER SUPPLY CABLE (L)					*									
POWER SUPPLY CABLE (N)				*										
POWER SUPPLY CABLE (GND)												*		
COLOR DISPLAY POWER (L)			*											
COLOR DISPLAY POWER (N)								*						
COLOR DISPLAY POWER (GND)												*		
FAN POWER (L)		*												
FAN POWER (N)			*											
FAN POWER (GND)	*											*		
ON/OFF SWITCH LINE SIDE (L)				*										
ON/OFF SWITCH LINE SIDE (N)					*									
ON/OFF SWITCH M20 SIDE (L)						*								
ON/OFF SWITCH M20 SIDE (N)				*										

Fig. 5-7 Power Supply Unit Terminal Strips

### 5.1.5 REMOVAL OF THE MOTHERBOARD

The motherboard is mounted at the bottom of the Basic Module. Great care must be exercised in removing this board.


Tools Required: Normal screwdriver.

- 1 - Remove the Basic module cover, disk cover (para 5.1.1) and keyboard (para 5.1.2).
- 2 - Remove any memory expansion boards and option boards plugged into the motherboard (see Figure 5-4).
- 3 - Unplug the cable that connects the power supply to the motherboard from connector J1 on the motherboard (see Figure 5-8).

- 4 - Disconnect the ground wire from the spade terminal on the motherboard (see Figure 5-8).
- 4 - Remove the disk drive(s) and associated cables (para 5.1.3).
- 5 - Gently disengage the motherboard from the retaining clips at its front edge and the from the retaining lugs at its rear edge (see Figure 5-8).
- 6 - Remove the motherboard

To reinstall the motherboard, perform the above operations in reverse order.

---



---

Fig. 5-8 Removal of the Motherboard

### **5.1.6 REPLACEMENT OF THE FUSE**

The fuse is located at the rear of the power supply unit.


Tools Required: Normal screwdriver.

1 - Remove the Basic Module cover (para 5.1.1).

2 - Remove the fuse from its holder (see Figure 5-9).

To reinstall a fuse, perform the above operations in reverse order.

---



---

Fig. 5-9 Removal of the Fuse

### **5.1.7 REMOVAL OF THE FAN**


The fan is mounted on a plate at the rear of the Basic Module by means of four rubber silent blocks.

Tools Required: Normal screwdriver and crosspoint screwdriver.

- 1 - Remove the Basic Module cover (see Figure 5.1.1).
- 2 - Disconnect the wires that connect the power supply to the fan from the upper and lower terminal strips (see Figure 5-7).
- 3 - Remove the rubber silent blocks that fasten the fan to the plate (see Figure 5-10).
- 4 - Remove the fan.

To reinstall the fan, perform the above operations in reverse order.

---



---

Fig. 5-10 Removal of the Fan

### **5.1.8 REMOVAL OF THE POWER SUPPLY CABLE**

The mains power cable passes through an entry hole at the rear of the Basic Module.


Tools Required: Normal Screwdriver.

- 1 - Remove the Basic Module cover, disk cover (para 5.1.1) and keyboard (para 5.1.2).

- 2 - Disconnect the three wires of the power cable from the terminal strips (see Figure 5-7).
- 3 - Slide the power supply unit forward until the cable clamp screws are accessible.
- 4 - Loosen the two cable clamp screws.
- 5 - Remove the power supply cable through its entry hole at the rear of the Basic Module (see Figure 5-11).

To reinstall the power supply cable, perform the above operations in reverse order.

---



---

Fig. 5-11 Removal of the Power Supply Cable & ON/OFF Switch

#### 5.1.9 REMOVAL OF THE ON/OFF SWITCH

The ON/OFF switch is located at the rear of the Basic Module and is housed in the power supply unit.

Tools Required: Normal screwdriver.

- 1 - Remove the Basic Module cover (para 5.1.1).
- 2 - Disconnect the four wires of the ON/OFF switch from the upper terminal strip of the power supply unit (see Figure 5-7).
- 3 - Remove the ON/OFF switch.

To reinstall the ON/OFF switch, perform the above operations in reverse order.

## 5.2 CRT DISPLAY


### 5.2.1 REMOVAL OF CRT DISPLAY COVER

Tools Required: Normal screwdriver and Allen Key

- 1 - Loosen the two screws located in the handle recess at the top of the CRT Display cover.
- 2 - Loosen the four Allen screws at the bottom of the CRT Display cover (see Figure 5-12).
- 3 - Gently separate the cover and remove it from the CRT Display.

To reinstall the CRT display cover, perform the above operations in reverse order.

---



---

Fig. 5-12 Removal of the CRT Display Cover



## **6. LSI CHARACTERISTICS**

## ABOUT THIS CHAPTER

This chapter lists all the characteristics of the Large Scale Integrated circuits found on the M20 motherboard.

## CONTENTS

### PAGE

6-1	<b><u>6. LSI CHARACTERISTICS</u></b>
6-1	<b><u>6.1 GENERAL</u></b>
6-1	<b><u>6.2 Z8001 - CENTRAL PROCESSOR UNIT</u></b>
6-5	<b><u>6.3 8251A - PROGRAMMABLE COMMUNICATION INTERFACE</u></b>
6-8	<b><u>6.4 8253-5 - PROGRAMMABLE INTERVAL TIMER</u></b>
6-10	<b><u>6.5 8255A-5 - PROGRAMMABLE PERIPHERAL INTERFACE</u></b>
6-13	<b><u>6.6 8259A - PROGRAMMABLE INTERRUPT CONTROLLER</u></b>
6-15	<b><u>6.7 FD1797 - FLOPPY DISK FORMATTER/CONTROLLER</u></b>
6-18	<b><u>6.8 WD1691 - FLOPPY SUPPORT LOGIC</u></b>
6-19	<b><u>6.9 MC6845 - CRT CONTROLLER</u></b>

## 6. LSI CHARACTERISTICS

### 6.1 GENERAL

The following characteristics are included for reference purposes only. For detailed information, refer to component manufacturer's data sheets.

### 6.2 Z8001 - CENTRAL PROCESSOR UNIT

#### ABSOLUTE MAXIMUM RATINGS

Operating Temperature ... ... ... ... ... 0 to 70 degC  
Storage Temperature ... ... ... ... ... -65 to +150 degC  
Voltage On Any Pin WRT Ground ... ... ... ... -0.3V to +7V

#### STANDARD TEST CONDITIONS

The characteristics listed below apply for the following test conditions unless otherwise noted. All Voltages are referenced to GND. Positive current flows into referenced pin.

Standard conditions are as follows:

+4.75V < VCC < +5.25V  
GND = 0V  
0 degC < TA < +70 degC

#### D.C. CHARACTERISTICS

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
VCH	Clock Input High Voltage	VCC-.4	VCC+.3	V	Driven by Ext Clk Gen
VCL	Clock Input Low Voltage	-0.3	0.45	V	Driven by Ext Clk Gen
VIH	Input High Voltage	2.0	VCC+.3	V	
VIHRESET	High Voltage on Reset Pin	2.4	VCC-.3	V	
VIL	Input Low Voltage	-0.3	0.8	V	
VOH	Output High Voltage	2.4		V	IOH = ~250 uA
VOL	Output Low Voltage		0.4	V	IOL = 2.0 uA
IIL	Input Leakage		±10	uA	0.4 < VIN < + 2.4V
IILSEG7	Input Leakage on SEG7 Pin	-100	100	uA	
IOL	Output Leakage		±10	uA	0.4 < VIN < + 2.4V
ICC	VCC Supply Current		300	mA	

## A.C. CHARACTERISTICS

No	SYMBOL	PARAMETER	MIN (ns)	MAX (ns)
1	TcC	Clock Cycle Time	250	2000
2	TwCh	Clock Width High	105	2000
3	TwCl	Clock Width Low	105	2000
4	Tfc	Clock Fall Time		20
5	TrC	Clock Rise Time		20
6	Tdc(SNV)	Clock $\downarrow$ to Segment Number Valid (50 pF load)	130	
7	Tdc(SNH)	Clock $\downarrow$ to Segment Number Not Valid	20	
8	Tdc(Bz)	Clock $\downarrow$ to Bus Float	65	
9	Tdc(A)	Clock $\downarrow$ to Address Valid	100	
10	Tdc(Az)	Clock $\downarrow$ to Address Float	65	
11	TdA(DI)	Address Valid to Data In Required Valid	455	
12	TsDI(C)	Data In to Clock $\downarrow$ Set Up Time	50	
13	TdDS(A)	*DS $\downarrow$ to Address Active	80	
14	TdC(DO)	Clock $\downarrow$ to Data Out Valid	100	
15	ThDI(DS)	Data In to *DS $\downarrow$ Hold Time	0	
16	TdDO(DS)	Data Out Valid to *DS $\downarrow$ Delay	295	
17	TdMR	Address Valid to MREQ $\downarrow$ Delay	55	
18	Tdc(MR)	Clock $\downarrow$ to MREQ $\downarrow$ Delay	80	
19	TwMRh	MREQ Width High	210	
20	TdmR(A)	MREQ $\downarrow$ to Address Not Active	70	
21	TdDO(DSW)	Data Out Valid to *DS $\downarrow$ (Write) Delay	55	
22	TdMR(DI)	MREQ $\downarrow$ to Data In Required Valid	350	
23	Tdc(MR)	Clock $\downarrow$ MREQ $\downarrow$ Delay	80	
24	Tdc(ASF)	Clock $\downarrow$ to *AS $\downarrow$ Delay	80	
25	TdA(AS)	Address Valid to *AS $\downarrow$ Delay	55	
26	Tdc(ASR)	Clock $\downarrow$ to *AS $\downarrow$ Delay	90	
27	TdAS(DI)	*AS $\downarrow$ to Data In Required Valid	340	
28	TdDS(AS)	*DS $\downarrow$ to *AS $\downarrow$ Delay	70	
29	TwAS	*AS Width Low	85	
30	TdAS(A)	*AS $\downarrow$ to Address Not Active Delay	60	
31	TdAz(DSR)	Address Float to *DS (Read) $\downarrow$ Delay	0	
32	TdAS(DSR)	*AS $\downarrow$ to *DS (Read) $\downarrow$ Delay	70	
33	TdDSR(DI)	*DS (Read) $\downarrow$ to Data In Required Valid	185	
34	Tdc(DSR)	Clock $\downarrow$ to *DS $\downarrow$ Delay	70	
35	TdDS(DO)	*DS $\downarrow$ to Data Out and STATUS Not Valid	75	
36	TdA(DSR)	Address Valid to *DS (Read) $\downarrow$ Delay	180	
37	Tdc(DSR)	Clock $\downarrow$ to *DS (Read) $\downarrow$ Delay	120	
38	TwDSR	*DS (Read) Width Low	275	
39	Tdc(DSW)	Clock $\downarrow$ to *DS (Write) $\downarrow$ Delay	95	
40	TwDSW	*DS (Write) Width Low	185	
41	TdDSI(DI)	*DS (Input) $\downarrow$ to Data In Required Valid	320	
42	Tdc(DSF)	Clock $\downarrow$ to *DS (1/0) $\downarrow$ Delay	120	
43	TwDS	*DS (1/0) Width Low	410	
44	TdAS(DSA)	*AS $\downarrow$ to *DS (Acknowledge) $\downarrow$ Delay	1065	
45	Tdc(DSA)	Clock $\downarrow$ to *DS (Acknowledge) $\downarrow$ Delay	120	
46	TdDSA(DI)	*DS (Acknowledge) $\downarrow$ to Data In Required Delay	435	
47	Tdc(S)	Clock $\downarrow$ to Status Valid Delay	110	
48	TdS(AS)	Status Valid to *AS $\downarrow$ Delay	50	
49	Tsr(RC)	*RESET to Clock $\downarrow$ Set Up Time	180	
50	Thr(C)	*RESET to Clock $\downarrow$ Hold Time	0	
51	TwNMI	*NMI Width Low	100	
52	TsNMI(C)	*NMI to Clock $\downarrow$ Set Up Time	140	
53	TsVI(C)	*VI, NVI to Clock $\downarrow$ Set Up Time	110	
54	ThVI(C)	*VI, NVI to Clock $\downarrow$ Hold Time	0	
55	TsSGT(C)	*SEG7 to Clock $\downarrow$ Set Up Time	70	
56	ThSGT(C)	*SEG7 to Clock $\downarrow$ Hold Time	0	
57	TsMIC	*M1 to Clock $\downarrow$ Set Up Time	180	
58	ThMIC	*M1 to Clock $\downarrow$ Hold Time	0	
59	Tdc(MO)	Clock $\downarrow$ to MO Delay	120	
60	TsSTP(C)	*STOP to Clock $\downarrow$ Set Up Time	140	

### A.C. CHARACTERISTICS (Cont.)

No	SYMBOL	PARAMETER	MIN (ns)	MAX (ns)
61	TNSTP(C)	*STOP to Clock # Hold Time	0	
62	TsWT(C)	*WAIT to Clock # Set Up Time	50	
63	TWWT(C)	*WAIT to Clock # Hold Time	10	
64	TsBRQ(C)	*BUSREQ to Clock # Set Up Time	90	
65	THBRQ(C)	*BUSREQ to Clock # Hold Time	10	
66	Tdc(BAKR)	Clock # to *BUSACK # Delay	100	
67	Tdc(BAKF)	Clock # to *BUSACK # Delay	100	

### CLOCK CYCLE TIME DEPENDENT CHARACTERISTICS


No	SYMBOL	EQUATION
11	TdA(DI)	2TcC + TwCh - 150 ns
13	TdDS(A)	TwCl - 25 ns
16	TdDO(DS)	TcC + TwCh - 60 ns
17	TdMR	TwCh - 50 ns
19	TwMRh	TcC - 40 ns
20	TdMR(A)	TwCl - 35 ns
21	TdDO(DSW)	TwCh - 50 ns
22	TdMR(DI)	2TcC - 150 ns
25	TdA(AS)	TwCh - 50 ns
27	TdAS(DI)	2TcC - 160 ns
28	TdDS(AS)	TwCl - 35 ns
29	TwAS	TwCh - 20 ns
30	TdAS(A)	TwCl - 45 ns
32	TdAS(DSR)	TwCl - 35 ns
33	TdDSR(DI)	TcC + TwCh - 170 ns
35	TdDS(DO)	TwCl - 30 ns
36	TdA(DSR)	TcC - 70 ns
38	TwDSR	TcC + TwCh - 80 ns
40	TwDSW	TcC - 65 ns
41	TdDSI(DI)	2TcC - 180 ns
43	TwDS	2TcC - 90 ns
44	TdAS(DSA)	4TcC + TwCl - 40 ns
46	TdDSI(DI)	2TcC + TwCh - 170 ns
48	TdS(AS)	TwCh - 55 ns

The following diagram does not show actual timing sequences. Reference should only be made to this diagram for detailed timing relationships of individual edges.

Timing measurements are made at:

	High	Low
Clock	4.0V	0.8V
Output	2.0V	0.8V
Input	2.0V	0.8V
Float	V	±0.5V

## COMPOSITE A.C. TIMING DIAGRAM



### **6.3 8251A - PROGRAMMABLE COMMUNICATION INTERFACE**

#### **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature Under Bias	0 to 70 degC
Storage Temperature	-65 to +150 degC
Voltage On Any Pin WRT Ground	-0.5V to +7V
Power Dissipation	1 W

#### **D.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±5%, GND = 0V)**

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.0	VCC	V	
VOL	Output Low Voltage		0.45	V	IOL = 2.2mA
VOH	Output High Voltage	2.4		V	IOH = -400 uA
ICC	Power Supply Current		100	mA	All outputs = High
IIL	Input Load Current		±10	uA	VIN = VCC to .45V
IOFL	Output Float Leakage		±10	uA	VOUT = VCC to .45V

#### **CAPACITANCE (TA = 25 degC, VCC = GND = 0V)**

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITION
CIN	Input Capacitance		10	pF	fc = 1 MHz
C1/O	I/O Capacitance		20	pF	unmeasured pins GND

#### **A.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±5%, GND = 0V)**

##### **Bus Parameters (Note 1)**

##### **READ**

SYMBOL	PARAMETER	MIN	MAX	UNIT
tAR	Address Stable Before *READ (*CS,C/*D) 2	0		ns
tRA	Address Hold Time for *READ (*CS,C/*D) 2	0		ns
tRR	*READ Pulse Width	250		ns
tRD	Data Valid From *READ (CL = 150 pF) 3		200	ns
tDF	*READ to Data Floating	10	100	ns

## WRITE

SYMBOL	PARAMETER	MIN	MAX	UNIT
tAW	Address Stable Before *WRITE	0		ns
tWA	Address Hold Time for *WRITE	0		ns
tWW	*WRITE Pulse Width	250		ns
tDW	Data Set Up Time for *WRITE	150		ns
tWD	Data Hold Time for *WRITE	20		ns
tRV	Recovery Time Between WRITEs (4)	6		tCY

## OTHER TIMINGS

SYMBOL	PARAMETER	MIN	MAX	UNIT
tCY	Clock Period (5) (6)	320	1350	ns
to	Clock High Pulse Width	120	tCY-90	ns
to	Clock Low Pulse Width	90		ns
tR, tf	Clock Rise and Fall Time		20	ns
tDTx	TxD Delay from Falling Edge of *TxC		1	us
tTX	Transmitter Input Clock Frequency			
	1 x Baud Rate	dc	64	KHz
	16 x Baud Rate	dc	310	KHz
	64 x Baud Rate	dc	615	KHz
tTPW	Transmitter Input Clock Pulse Width			
	1 x Baud Rate	12		tCY
	16 x and 64 x Baud Rate	1		tCY
tTPD	Transmitter Input Clock Pulse Delay			
	1 x Baud Rate	15		tCY
	16 x and 64 x Baud Rate	3		tCY
tRX	Receiver Input Clock Frequency			
	1 x Baud Rate	dc	64	KHz
	16 x Baud Rate	dc	310	KHz
	64 x Baud Rate	dc	615	KHz
tRPW	Receiver Input Clock Pulse Width			
	1 x Baud Rate	12		tCY
	16 x and 64 x Baud Rate	1		tCY
tRPD	Receiver Input Clock Pulse Delay			
	1 x Baud Rate	15		tCY
	16 x and 64 x Baud Rate	3		tCY
tTxRDY	TxDelay from Centre of Last Bit (7)		8	tCY
tTxRDY CLR	TxDelay from Leading Edge of *WR (7)		400	us
tRxRDY	RxDelay from Centre of Last Bit (7)		26	tCY
tRxRDY CLR	RxDelay from Leading Edge of *RD (7)		400	ns

tIS	Internal SYNDET Delay from Rising Edge of *RxC	(7)	26	tCY
tES	External SYNDET Set Up Time After Rising Edge of *RxC	(7)	18	tCY
tTxEMPTY	TxEMPTY Delay from Centre of Last Bit	(7)	20	tCY
tWC	Control Delay from Rising Edge of WRITE (TxE,*DTR,*RTS)	(7)	8	tCY
tCR	Control to READ set Up Time (*DSR,*CTS)7	20		tCY

1. AC timings measured VOH = 2.0VOL = 2.0, VOL = 0.8, and with CL = 150 pF.
2. CS and C/D are considered as addresses.
3. Assumes that address is valid before RD
4. This recovery time is for Mode initialization only. Write Data is allowed only when TxRDY = 1. Recovery time between Writes for Asynchronous Mode is 8 tCY and for Synchronous Mode is 16 tCY.
5. The TxC and RxC frequencies have limitations with respect to CLK.
6. Reset pulse width = 6 tCY minimum. System clock must be running during reset.
7. Status update can have a maximum delay of 28 clock periods from the event affecting the status.

## 6.4 8253-5 - PROGRAMMABLE INTERVAL TIMER

### ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias ... ... ... ... 0 to 70 degC  
 Storage Temperature ... ... ... ... -65 to +150 degC  
 Voltage On Any Pin WRT Ground ... ... ... ... -0.5V to +7V  
 Power Dissipation ... ... ... ... 1 W

### D.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±10%)

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.2	VCC+.5V	V	
VOL	Output Low Voltage		0.45	V	IOL = 2.2 mA
VOH	Output High Voltage	2.4		V	IOH = -400 uA
ICC	Power Supply Current		140	mA	
IIL	Input Load Current		±10	uA	VIN = VCC to OV
IOFL	Output Float Leakage		±10	uA	VOUT = VCC to .45V

### CAPACITANCE (TA = 25 degC, VCC = GND = 0V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITION
CIN	Input Capacitance		10	pF	fc = 1 MHz
C1/O	I/O Capacitance		20	pF	unmeasured pins GND

### A.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±5%, GND = 0V)

#### Bus Parameters (Note 2)

#### READ

SYMBOL	PARAMETER	MIN	MAX	UNIT
tAR	Address Stable Before READ	30		ns
tRA	Address Hold Time for READ	5		ns
tRR	READ Pulse Width	300		ns
tRD	Data Delay From READ (1)		200	ns
tDF	READ to Data Floating	25	100	ns
tRV	Recovery Time Between READ and Any Other Control Signal	1		us

## WRITE

SYMBOL	PARAMETER	MIN	MAX	UNIT
tAW	Address Stable Before *WRITE	30		ns
tWA	Address Hold Time for *WRITE	30		ns
tWW	*WRITE Pulse Width	300		ns
tDW	Data Set Up Time for *WRITE	250		ns
tWD	Data Hold Time for *WRITE	30		ns
tRV	Recovery Time Between *WRITE and Any Other Control Signal	1		us

## CLOCK AND GATE TIMING

SYMBOL	PARAMETER	MIN	MAX	UNIT
tCLK	Clock Period	380	dc	ns
tPWH	High Pulse Width	230		ns
tPWL	Low Pulse Width	150		ns
tGW	Gate Width High	150		ns
tGL	Gate Width Low	100		ns
tGS	Gate Set Up Time to CLK ↑	100		ns
tGH	Gate Hold Time After CLK ↑	50		ns
tOD	Output Delay from CLK (1)		400	ns
tODG	Output Delay from Gate (1)		300	ns

1. Test Conditions: CL = 150 pF

2. AC Timings measured at VOH 2.2V, VOL 0.8V.

## 6.5 8255A-5 - PROGRAMMABLE PERIPHERAL INTERFACE

### ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias . . . . . 0 to 70 degC  
 Storage Temperature . . . . . -65 to +150 degC  
 Voltage On Any Pin WRT Ground . . . . . -0.5V to +7V  
 Power Dissipation . . . . . 1 W

### D.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±5%, GND = 0V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.0	VCC	V	
VOL(DB)	Output Low Voltage (Data Bus)	0.45	V		IOL = 2.5 mA
VOL(PER)	Output Low Voltage (Peripheral Port)	0.45	V		IOL = 1.7 mA
VOH(DB)	Output High Voltage (Data Bus)	2.4	V		IOH = -400 uA
VOH(PER)	Output High Voltage (Peripheral Port)	2.4	V		IOH = -200 uA
IDAR (1)	Darlington Drive Current	-1.0	-4.0	mA	REXT=750Ω, VEXT=1.5V
ICC	Power Supply Current	120	mA		
ILL	Input Load Current	±10	uA		VIN = VCC to 0V
10FL	Output Float Leakage	±10	uA		VOUT = VCC to .45V

### 1. Available on any 8 pins from Ports B and C

### CAPACITANCE (TA = 25 degC, VCC = GND = 0V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
CIN	Input Capacitance		10	pF	fc = 1 MHz
CI/O	I/O Capacitance		20	pF	unmeasured pins GND

**A.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±5%, GND = 0V)**

**Bus Parameters**

**READ**

SYMBOL	PARAMETER	MIN	MAX	UNIT
tAR	Address Stable Before READ	0		ns
tRA	Address Stable After READ	0		ns
tRR	READ Pulse Width	300		ns
tRD	Data Valid From READ (1)		200	ns
tDF	Data Float After READ	10	100	ns
tRV	Time Between READs and/or WRITES	850		ns

**WRITE**

SYMBOL	PARAMETER	MIN	MAX	UNIT
tAW	Address Stable Before WRITE	0		ns
tWA	Address Stable After WRITE	20		ns
tWW	WRITE Pulse Width	300		ns
tDW	Data Valid to WRITE (T.E)	100		ns
tWD	Data Valid After WRITE	30		ns

## OTHER TIMINGS

SYMBOL	PARAMETER	MIN	MAX	UNIT
tWB	WR = 1 to Output (1)		350	ns
tIR	Peripheral Data Before RD	0		ns
tHR	Peripheral Data After RD	0		ns
tAK	ACK Pulse Width	300		ns
tST	STB Pulse Width	500		ns
tPS	Peripheral Data Before T.E of STB	0		ns
tPH	Peripheral Data After T.E of STB	180		ns
tAD	ACK = 0 to Output (1)		300	ns
tKD	ACK = 1 to Output Float	20	250	ns
tWOB	WR = 1 to OBF = 0 (1)		650	ns
tAOB	ACK = 0 to OBF = 1 (1)		350	ns
tSIB	STB = 0 to IBF = 1 (1)		300	ns
tRIB	RD = 1 to IBF = 0 (1)		300	ns
tRIT	RD = 0 to INTR = 0 (1)		400	ns
tSIT	STB = 1 to INTR = 1 (1)		300	ns
tAIT	ACK = 1 to INTR = 1 (1)		350	ns
tWIT	WR = 0 to INTR = 0 (1,3)		450	ns

1. Test Conditions: CL = 150 pF
2. Period of Reset pulse must be at least 50 us during or after power on. Subsequent Reset pulse can be 500 ns min.
3. INTR may occur as early as \*WR.

## 6.6 8259A - PROGRAMMABLE INTERRUPT CONTROLLER

### ABSOLUTE MAXIMUM RATINGS

Ambient Temperature Under Bias	0 to 70 degC
Storage Temperature	-65 to +150 degC
Voltage On Any Pin WRT Ground	-0.5V to +7V
Power Dissipation	1 W

### D.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±10%)

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.0	VCC+5V	V	
VOL	Output Low Voltage		0.45	V	IOL = 2.2 mA
VOH	Output High Voltage	2.4		V	IOH = -400 uA
VOH(INT)	Output High Voltage (Interrupt)	3.5		V	IOH = -100 uA
		2.4		V	IOH = -400 uA
IL1	Input Load Current	-10	+10	uA	0V < VIN < VCC
ILOL	Output Leakage Current	-10	+10	uA	.45V < VOUT < VCC
ICC	VCC Supply Current		85	mA	
ILIR	IR Input Load Current		-300	uA	VIN = 0
			10	uA	VIN = VCC

### CAPACITANCE (TA = 25 degC, VCC = GND = 0V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
CIN	Input Capacitance		10	pF	fc = 1 MHz
C1/O	I/O Capacitance		20	pF	unmeasured pins GND

## A.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±10%)

### TIMING REQUIREMENTS

SYMBOL	PARAMETER	MIN	MAX	UNIT
TAHRL	AO/*CS Set Up to *RD/*INTA ↓	0		ns
TRHAX	AO/*CS Hold After *RD/*INTA ↓	0		ns
TRLRH	*RD Pulse Width	235		ns
TAHWL	AO/*CS Set Up to *WR ↓	0		ns
TWHAX	AO/*CS Hold After *WR ↓	0		ns
TWLWH	*WR Pulse Width	290		ns
TDVWH	Data Set Up to *WR ↓	240		ns
TWHDX	Data Hold After *WR ↓	0		ns
TJLJH	Interrupt Request Width (Low) (1)	100		ns
TCVIAL	Cascade Set Up to Second or Third *INTA Slave only	55		ns
TRHRL	End of *RD to Next *RD End of *INTA to Next *INTA within an *INTA sequence only	160		ns
TWHWL	End of *WR to Next *WR	190		ns
TCHCL	End of Command to Next Command (Not same command type) End of *INTA to next *INTA Sequence	500		ns

1. This is the low time required to clear the input latch in the edge triggered mode
2. Worst case timing for TCHCL in actual uP system is typically much greater than 500 ns

### TIMING RESPONSES

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
TRLDV	Data Valid from *RD/*INTA ↓	200	ns		C of Data Bus = 100 pF
TRHDZ	Data Float After *RD/*INTA ↓	100	ns		C of Data Bus
TJHIH	Interrupt Output Delay	350	ns		Max test C = 100 pF Min test C = 15 pF
TIALCV	Cascade Valid from First *INTA ↓ (Master Only)	565	ns		CINT = 100 pF
TRLEL	Enable Active from *RD or *INTA ↓	125	ns		Cascade = 100 pF
TRHEH	Enable Inactive from *RD or *INTA ↓	150	ns		
TAHDV	Data Valid from Stable Address	200	ns		
TCVDV	Cascade Valid to Valid Data	300	ns		

## 6.7 FD1797 - FLOPPY DISK FORMATTER/CONTROLLER

### ABSOLUTE MAXIMUM RATINGS

Operating Temperature . . . . . 0 to 70 degC  
 Storage Temperature . . . . . -55 to +125 degC  
 Supply Voltage VDD WRT VSS . . . . . -0.3V to +15V  
 Voltage on any Input WRT VSS . . . . . -0.3V to +15V

D.C. CHARACTERISTICS (TA = 0 to 70 degC, VDD = +12V ±.6V, VSS = 0V  
VCC = +5V ±.25V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
IIL	Input Leakage		10	uA	VIN = VDD
IOL	Output Leakage		10	uA	VOUT = VDD
VIH	Input High Voltage	2.6		V	
VIL	Input Low Voltage		0.8	V	
VOH	Output High Voltage	2.8		V	10 = -100 uA
VOL	Output Low Voltage		0.45	V	10 = 1.6 mA
PD	Power Dissipation		500	mW	i

TIMING CHARACTERISTICS (TA = 0 to 70 degC, VDD = +12V ±.6V, VSS = 0V  
VCC = +5V ±.25V)

### READ ENABLE TIMING

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITION
TSET	Set Up ADDR and CS to *RE	50			ns	
THLD	Hold ADDR and CS from *RE	10			ns	
TRE	*RE Pulse Width	400			ns	CL = 50 pF
TDRR	DRQ Reset from *RE		400	500	ns	
TIRR	INTRQ Reset from *RE		500	3000	ns	Note 5
TDACC	Data Access from *RE			350	ns	CL = 50 pF
TDIH	Data Hold from *RE	50		150	ns	CL = 50 pF

## WRITE ENABLE TIMING

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
TSET	Set Up ADDR and CS to *WE	50			ns	
THLD	Hold ADDR and CS from *WE	10			ns	
TWE	*WE Pulse Width	350			ns	
TDRR	DRQ Reset from *WE		400	500	ns	
TIRR	INTREQ Reset from *WE		500	3000	ns	Note 5
TDS	Data Set Up to *WE	250			ns	
TDH	Data Hold from *WE	70			ns	

## INPUT DATA TIMING

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
Tpw	*Raw Read Pulse Width	100	200		ns	Note 1
tbc	*Raw Read Cycle Time		1500		ns	1800 ns at
Tc	RCLK Cycle Time		1500		ns	70 degC
Tx1	RCLK Hold to *Raw Read	40			ns	Note 1
Tx2	*Raw Read Hold to RCLK	40			ns	

## WRITE DATA TIMING (All Double When CLK = 1 MHz)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITIONS
Twp	Write Data Pulse Width	450 150	500 200	550 250	ns ns	FM MFM
Twg	Write Gate to Write Data		2 1		us us	FM MFM
Tbc	Write Data Cycle Time		2,3,4		us	*CLK Error
Ts	Early(Late) to Write Data	125			ns	MFM
Th	Early(Late) from Write Data	125			ns	MFM
Twf	Write Gate Off from WD		2 1		us us	FM MFM
Twd1	WD Valid to CLK	100 50			ns ns	CLK = 1 MHz CLK = 2 MHz
Twd2	WD Valid After CLK	100 30			ns ns	CLK = 1 MHz CLK = 2 MHz

## MISCELLANEOUS TIMING

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	CONDITION
TCD1	Clock Duty Low	230	250	20000	ns	
TCD2	Clock Duty High	200	250	20000	ns	
TSTP	Step Pulse Output	2 or 4			us	Note 5
TDIR	Dir Set Up to Step			12	us	+CLK Error
TMR	Master Reset Pulse Width	50			us	Note 5
TIP	Index Pulse Width	10			us	Note 5
TWF	Write Fault Pulse Width	10			us	

1. Pulse Width on Raw Read pin is normally 100-300 ns. However pulse may be any width if pulse is entirely within window. If pulse occurs in both windows, then pulse width must be less than 300 ns for MFM at CLK = 2 MHz and 600 ns for FM at 2 MHz. Times double for 1 MHz.
2. A PPL Data Separator is recommended for 8in MFM.
3. tbc should be 2 us nominal in MFM and 4 us nominal in FM. Times double when CLK = 1 MHz.
4. RCLK may be high or low during RAW READ.
5. Times double when clock = 1 MHz.

## **6.8 WD1691 - FLOPPY SUPPORT LOGIC**

### **ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature Under Bias . . . . .	-25 to +70	degC
Storage Temperature (Ceramic) . . . . .	-65 to +150	degC
Storage Temperature (Plastic) . . . . .	-55 to +125	degC
Voltage On Any Pin WRT VSS . . . . .	-0.2V to +7V	
Power Dissipation . . . . .	1	W

**D.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±10%, VSS = 0V)**

SYMBOL	PARAMETER	MIN	MAX	UNIT	CONDITIONS
VIL	Input Low Voltage	-0.2	0.8	V	
VIH	Input High Voltage	2.0		V	
VOL	Output Low Voltage		0.45	V	IOL = 3.2 mA
VOH	Output High Voltage	2.4		V	IOH = -200 uA
VCC	Supply Voltage	4.5	5.5	V	
ICC	Supply Current		100	mA	All Outputs Open

**A.C. CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±10%, VSS = 0V)**

SYMBOL	PARAMETER	MIN	MAX	UNIT
FIN	VCO Input Frequency (*DDEN = 0 or 1)	0.5	6	MHz
Rpw	*RDD Pulse Width	100		ns
Wel	EARLT (LATE) to WDIN	100		ns
Pon	PUMP UP/DN Time	0	250	ns
Wpi	WDIN to WDOUT (*DDEN = 1)		80	ns
INR	Internal Pull-up Resistor	4.0	10	kΩ

## **6.9 MC6845 - CRT CONTROLLER**

### **ABSOLUTE MAXIMUM RATINGS**

Operating Temperature	... . . . .	0 to 70 degC
Storage Temperature	... . . . .	-55 to +150 degC
Supply Voltage WRT VSS	... . . . .	-0.3V to +7V
Input Voltage WRT VSS	... . . . .	-0.3V to +7V

**CHARACTERISTICS (TA = 0 to 70 degC, VCC = +5V ±5%, VSS = 0V)**

### **D.C.**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
VIL	Input Low Voltage	-0.3		0.8	V
VIH	Input High Voltage	2.0		VCC	V
Iin	Input Leakage Current		1.0	2.5	uA
ITSI	Three-state (VCC=5.25V) (Vin = 0.4 to 2.4V)	-10	2.0	10	uA
VOH	Output High Voltage (Iload = -205 uA) D0-D7 (Iload = -100 uA) Other Outputs	2.4	2.4		V
VOL	Output Low Voltage (Iload = 1.6 mA)			0.4	V
PD	Power Dissipation		600		mW

### **CAPACITANCE**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Cin	Input Capacitance D0-D7 All Others			12.5 10	pF pF
Cout	Output Capacitance			10	pF

## A.C.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
PWCL	Minimum Clock Pulse Width Low	160			ns
PWCH	Minimum Clock Pulse Width High	200			ns
fc	Clock Frequency			2.5	MHz
tcr,tcf	Rise and Fall Time for Clock Input			20	ns
tMAD	Memory Address Delay Time			160	ns
tRAD	Raster Address Delay Time			160	ns
tDTD	Display Timing Delay Time			300	ns
tHSD	Horizontal Sync Delay Time			300	ns
tVSD	Vertical Sync Delay Time			300	ns
tCDD	Cursor Display Timing Delay Time			300	ns
PWLPD	Light Pen Strobe Minimum Pulse Width	100			ns
tLPD1	Light Pen Strobe Disable Time			120	ns
tLPD2				0	ns

1. The light pen strobe must fall to low level before VSYNC pulse rises.

## Bus Timing Characteristics

### READ/WRITE


SYMBOL	PARAMETER	MIN	MAX	UNIT
tcyE	Enable Cycle Time	1.0		us
PWEH	Enable Pulse Width High	0.45	25	us
PWEL	Enable Pulse Width Low	0.43		us
tAS	Set Up Time *CS and RS Valid to Enable Positive Transition	160		ns
tDDR	Data Delay Time		320	ns
tH	Data Hold Time	Read Write	10 10	ns ns
tAH	Address Hold Time	10		ns
tEr,tEf	Rise and Fall Time for Enable Input		25	ns
tDSW	Data Set Up Time	195		ns
tACC	Data Access Time		480	ns


## **7. LOGIC DIAGRAMS**


## CONTENTS


### PAGE


7-1	PC1000	MOTHERBOARD
7-16	ME037	MEMORY EXPANSION BOARD 32K B/W
7-19	ME038	MEMORY EXPANSION BOARD 128K B/W
7-22	ME039	MEMORY EXPANSION BOARD 32K COLOR
7-25	ME040	MEMORY EXPANSION BOARD 128K COLOR
7-28	G0220	IEEE 488 INTERFACE BOARD
7-30	G0221	TWIN RS-232-C INTERFACE BOARD
7-34	G0246	ALTERNATE PROCESSOR BOARD APB 1086
7-37	G0223	HARD DISK CONTROLLER BOARD
7-45	IF131	TRANSITION BOARD
7-47	LA12	POWER SUPPLY UNIT
7-48	XG1007/85	KEYBOARD
7-50	XG1009/01	KEYBOARD
7-52	XG1007/91	KEYBOARD











































B030C -C450  
B040D -C450  
B050D -C450  
C010D -C450  
C02L -C450  
C03LN -C450  
C04L -C450  
C04LY -C450  
C05L -C450  
C05LM -C450  
C06LD -C450  
C06LJ -C450  
E01CD -C450  
E01DQ -C450  
E02U -C450  
E02F -C450  
E03M -C450  
E03N -C450  
E04D -C450  
E04D1 -C450  
E04F1 -C450  
E04FT -C450  
E05U -C450  
E05W -C450  
E05FF -C450  
E05FW -C450  
E060D -C450  
E06WU -C450  
E06FD -C450  
E06FG -C450  
G0180 -C450  
G03BN -C450  
G04BL -C450  
G05BF -C450  
G06BD -C450




335593L01	0001	SCHEMA LOGICO
335593L02	0001	SCHEMA LOGICO
335593L03	0001	STIP
335593L04	0001	STAR
335593L05	0001	CAPD

COOICE  
335593

OLIVE TTI	COMPLESSIVO VIMO PIASTRA	001	M037		N. DISEGNO 335593L
ARCHIVIO LOGICO M037	PFR XF1000	MOV. INCH	DATA 19/08/82	MOV. NASC	DATA NPM
SOSTITUSCE IL					
SOSTITUITO DA					DATA 16/11/82
					SCARIC 1:1
					CODICE 335593L







B03DC-C450  
B04DD-C450  
B05DL-C450  
C01MD-C450  
C02L-C450  
C04LY-C450  
C05LM-C450  
C06DL-R07F  
C06LU-C450  
E01CD-C450  
E01LD-C450  
E03FM-C450  
E04FL-C450  
E05FF-C450  
E06FD-C450  
G01BD-C450

335594M01	0001	SCHEMA LOGICO
335594M02	0001	SCHEMA LOGICO
335594M03	0001	STIP
335594M04	0001	STAR
335594M05	0001	CAP0

COOLICE  
335594M




167003 T	0001	TARGHETTA ORTI PIRASTRA
339082 C		CIRCUITO STAMPATO
4865300 L NEV2	1	74500 D14 4 NANO 21
4865304 J NEV1	4	74504 D14 6 INVER
4870941 H MSV2	16	4164-15 16 DIPM 05536XL PC1000
4869225 B KRR2	4	IM10.10 RETE RES.T-5 SX 33 OHM
4923231 P RD7F	1	150 DMM 0/14M T-5 S/N-S. P-400
	J149	PATTERN 31X2 PRO BY 100 MILS
5070709 R C450	15	0.10 MF 5V T-20 +80 CER.
5053601 N C210	5	22-00 MF 25V T-10 +50 ALL.
CODICE	RIF.	Q.TA
		DESCRIZIONE
I ME038		N. DISEGNO 335594M
DATR	MOV.	DATR
08/82		
10/82		
		NPM
DATR		
16/11/82		
SCAR		CODICE
	:1	
		335594M






A06FX-C450  
B01D-C450  
B01T-C450  
B03C-C450  
B03H-C450  
B04F-C450  
B04FP-C450  
B05F-C450  
B05FM-C450  
B06G-C450  
C01LT-C450  
C03ND-C450  
C03NT-C450  
C04ND-C450  
C04NT-C450  
C05ND-C450  
C05NT-C450  
C06V-C450  
C08H-C450  
C08W-C450  
D01CF-C450  
E01BT-C450  
E03FD-C450  
E03FT-C450  
E03HD-C450  
E03HT-C450  
E04FD-C450  
E04FT-C450  
E04ND-C450  
E04NT-C450  
E05FD-C450  
E05FT-C450  
E05LH-C450  
E05LT-C450  
E05MD-C450  
E06HD-C450  
E07HT-C450  
F01R5-C450  
F01T07-C450  
G03ED-C450  
G04ED-C450  
G05ED-C450  
G06ED-C450




OLIVETTI	COMPLESSIVO VIMO PIASTRA	001	MEO39	N. DISEGNO 3359281	
ARCHIVIO LOGICO ME139	PER XP1000	MOV.	DATR	MOV.	DATR
SOSTITUISCE IL	INCA	07/10/82		NPM	
SOSTITUITO DA	NRSC	25/10/82			
				DATR	16/11/82
				SCAL	1:1
				CODICE	3359281

CODICE  
335928T

335928T01	0001	SCHEMA LOGICO
335928T02	0001	SCHEMA LOGICO
335928T04	0001	STAR
335928T03	0001	STIP
335928T05	0001	CAPD






#### ► FRAGMENTI NON RISOLTI


ANNOTAZIONI


MOV.	DATA	MOV.	DATA	MOV.	DATA		OLIVETTI
NASC.	07/10/82						
OIMD	25/10/82						
							REC LOG
							ME039

## SCHEMA LOGICO


GLA	DESCRIZIONE
	100ICE 335928 T02
	30M 1988
	16/11/82
	REG. 04- 02







R01GC-R89E  
 R01MC-R89E  
 B01NC-C640  
 B02NP-C640  
 B02NT-C640  
 B03NN-C640  
 C012D-R51A  
 C05FN-C640  
 D03NL-R21F  
 E03BP-C640  
 E03NL-R21F  
 E05BN-C640  
 F03NP-C640  
 F04NE-R21F  
 F04NV-P011  
 F05NN-C640  
 F05NV-R21F





CODICE  
335019X

335019X06 0001 SCHEMA INTERRUZIONI E FILATURE  
 335019X01 0001 SCHEMA LOGICO  
 NOTA:  
 LA RESISTENZA RS1A DA 1.2K 1/8  
 WATT VIENE MONTATA TRA IL PIN  
 11 E IL PIN 14 DEL COMPONENTE  
 74504 IN POSIZIONE C02Bx.

167003 Y ZTAR 0001 RRCHETTA DATI PIASTRA  
 339026 S 0001 CIRCUITO STAMPATO  
 4866299 N NOSS 1 74S260 D14 2 NOR 51  
 4865304 J NEV1 1 74S04 D14 6 INVER  
 4866280 S NEB2 1 74LS00 D14 4 NAND 21  
 4866303 H NEB1 1 74LS04 D14 6 INVER  
 4863026 R LBER 2 8293 D28 GP18 TRANSCIVER  
 4863025 W LBEO 1 8292 D40 CONTROLLER IEE 488  
 5775034 W LBEP 1 \*\*\*\*\* SOCKET DIL 40-600  
 4863024 S LBEP 1 8291/R D40 GP18 TRL/L. IEE488  
 5775028 W LBER 1 \*\*\*\*\* SOCKET DIL 28-600  
 4863862 Y LBER 1 8259/R D28 PROG INTERRUPT CTRL  
 4864239 G DDS2 1 74LS138 D16 1/8 BIN DEC  
 4900693 N RS1A 1 1.20 KOHM 1/8W T. 5 N.S. P.300  
 4925058 M R21F 4 10.0 KOHM 1/4W T. 5 N.S. P.400  
 4923710 W R89E 2 470 OHM 1/4W T. 5 N.S. P.400  
 5785920 S P011 1 \*\*\*\*\* BLOCCETTO 3 VIE MINIYIP  
 5775100 S P011 1 3 PIN DOPPIO PONTIC-PASSO 100  
 5785786 Z JD16 1 M. 90G. 12X2 VIE AMP-MODU II  
 5070709 R C640 9 0.10 MF 50V T-20 +80 CER-A  
 5053607 W C210 2 22.00 MF 25V T-10 +50 ALL.  
 J142 1 PATTERN 50X2 PAD BY 100 MILS

CODICE	RIF.	O.TA	DESCRIZIONE	CODICE	RIF.	O.TA	DESCRIZIONE	N. DISEGNO
OLIVETTI			COMPLESSIVO VIMO PIASTRA 001 G0220					335019X
ARCHIVIO LOGICO	PER		XPI000	M0V.	DATR	M0V.	DATR	
G0220	INCA	28/01/82						
SOSTITUISCE IL	NASC	29/01/82						NPM
	O1M1	26/08/82						
SOSTITUITO DA	O1MD	30/05/83						DATR 08/06/83
								SCALA 1:1 CODICE 335019X





```

CODICE
335580T
335580T01    0001 SCHEMA LOGICO
335580T02    0001 SCHEMA LOGICO
335580T03    0001 SCHEMA LOGICO
335580T04    STAR
335580T05    STIP
335580T06    CAPO
335580T07    PONTICELLATURE
577510T    0023 PIN JUMPER

```

167003 Y TARGHETTA DATI PIASTRA  
339027 T CIRCUITO STAMPATO

5775028 M TRTC 2 \*\*\*\*\* SOCKET DIL 28-600  
4863016 M TRTC 2 8251/A 028 SYNC/ASYNC R/T

4865304 J NEV1 1 74504 014 6 INVER  
4865304 J NOV6 1 74505 211 2 NOV 51

4866287 C	M02	2	74LS32	D14	4	DR	21
4866269 K	MFB2	1	74LS08	D14	4	AMO	21
4866289 S	MFB2	1	74LS00	D14	4	NAND	21

4866303 H NEBI 1 74LS04 D14 6 INVER  
4881515 Y UNPFC 1 2104 CLOCK GENERAT. 16 MHZ

4863404 B LRM4 4 1489A D14 4 LINE RECEIV.  
4863402 J LRM2 2 7518B D14 4 LINE DRY RS232C

5775023 C LB28 | \*\*\*\*\* SOCKET DIL 24-600  
 4863655 U LB28 | 8253/5 D24 PROGRAMMABLE TIM  
 5775028 W LBEA | \*\*\*\*\* SOCKET DIL 28-600

4869255 E K997 | INL.8 RETE RES.T.5 7X 4.7 KOH

4869229 C KRA57 1 SNC10 RETE RES.T-10 9X 1000 GM  
4869242 Q KRA56 1 SNC10 RETE RES.T-20 9X4.7 KOM

4859423 V DKL6 2 74LS373 D20 8 TRANSPAR LATE

4864239 G DD52 1 74LS138 016 1/8 BIN DEC

4862278 P CTL3 I 74LS163 D16 4-BIT BIN CONT

4925058 M R121 2 10.0 KOHM 1/4W T. S N.S. P.60  
4924849 C R117 2 6.80 KOHM 1/4W T. S N.S. P.60

4924070 L R097 3 1.00 K0HM 1/4W T. S N.S. P.60

4849690 W 0314 4 2M3904 T092 NPN 200mA 40V S

5787286 X J130 I M. 90G. 20X2 VIE PERF. ISOLANT

5785930 T J318 12 M. DIR. 2 VIE MINIVIP PIO  
5785931 U J158 8 M. DIR. 4 VIE MINIVIP

J142 1 PATTERN 50X2 PAD BY 100 MILS

5037454 E C598 4 10.00 MF 25Y T-10 +50 ALL.  
 5070709 B C450 15 0.10 MF 50Y T-20 +80 FER.


S070597 J	C657	6	330 PF	SDV T-20 +20 CER.
CODICE	RIF.	Q. TA	DESCRIZIONE	


01 00221 335580T

06/82			
05/83		MPN	


DATR  
26/05/83

335580T







A050Q-C450  
A060B-C450  
R070N-R90E  
R070S-R90E  
B01E-L-C450  
B03W-C450  
B07LE-R21F  
C01LF-C450  
L03NM-C450  
C05AG-C450  
CD7G-C450  
C08ES-C450  
D020Q-C450  
D080S-C450  
E01BL-C450  
E01DL-C450  
E02DD-C450  
E03G-C450  
E05DG-C450  
E08ES-C450  
E08DG-C450  
F07AU-C450  
F08BR-R97E  
F08DS-C450  
807-J31B  
807-J31B





		5053607 N	C210	2	22.00 MF	25 T-10 +50 ALL.
COIDCE	RIF.	Q.TM	DESCRIZIONE	COIDCE	RIF.	Q.TM
OLIVETTI			COMPLESSIVO VIMO PIASTRA 001	00246		W-DISCEMO 335936K
ARCHIVIO LOGICO C0246	PER	MOV.	DTRX	MOV.	DTRX	
SOSTITUISCE JL	XP1000	INCR	12/11/82			NPM
SOSTITUITO DR		MNSC	01/12/82			
		DIMI	10/03/83			
					DTRX	
					15/03/83	
					SCRLA	
					COIDCE	
						335936K


COOTICE  
335936K



























CODICE  
335592K


SCHEMA PONTICELLATURE  
335592K01  
SCHEMA LOGICO  
335592K02  
STIP  
335592K03  
STAR  
335592K04  
CAPO


C02NU-C450  
D02ZU-C450  
F02RU-C450  
F02BM-J319  
G02DU-R97E  
G02FU-R97E  
R01 -J356



167003 Y ZTR	0001	TARGHETTA DATI PIASTRA
339117 S	0001	CIRCUITO STAMPATO
4866263 Z NSE1	1	74S05 D14 6 INVER. DC
4866298 S NOR5	1	74LS260 D14 2 NOR SI
4866280 S NEB2	1	74LS00 D14 4 NAND 2I
4859425 W DKN8	1	74S74 D14 2 D F-F ET NO-ST
4864239 G D052	1	74LS138 D16 1/8 BIN DEC
4924070 L R97E	2	1.00 KOMM 1/4W T. 5 N.S. P.400
5787294 Q J131	1	M. 90G. 25X2 VIE PERFOR. ISOLANTE
5785920 S J319	1	M. DIR. 3 VIE MINIVIP P100
	J356	PATTERN 50X2 XPCB ESPAN.-PC1000
5070709 R C450	3	0.10 MF 50V T-20 +80 CER.
5053607 W C210	2	22.00 MF 25V T-10 +50 ALL.


CODICE	RIF.	O.TA	DESCRIZIONE	CODICE	RIF.	O.TA	DESCRIZIONE	N. DISEGNO
OLIVETTI			COMPLESSIVO VIMO PIASTRA	001	IF131			335592K
ARCHIVIO LOGICO	IF131	PER	XP1000	MOV.	DATR	MOV.	DATR	
SOSTITUISCE IL				JNCA	20/11/82			
SOSTITUITO DA				NRSC	02/03/83			NPM
				0IML	04/03/83			
				02MI	26/05/83			DATR
								31/05/83
							SCALA	
							CODICE	335592K






**NOTA:**

LA DISPOSIZIONE REALE SU C.S. DEI COMPONENTI RELATIVI  
AL CONVERTITORE È QUELLA SOTTO INDICATA..




KIRON	KEIRON	80° NORM	AMPERIO	T-386
I-386	Transformatore			T-386
I-366				T-365
T-365				T-365
I-067	Ind. Rampa			I-067
I-066				I-066
I-088				I-088
I-051				I-051
I-084	Copp. modul I dc	0.016	stagnato	
I-084		4.10		
JAR-8	Regolatore tensione	-12V	1A	
D14C	diodo 1N4000			38V 2A
NTC	Termostato NTC	20K		15.2
PF27	Fusibile 35A			250V Rit. BAR 6,3x32
C679	Cond. 1NF 63V			Film
Gxx	Transistor ER400			BUY 47
G054	= NPN 100mA			45V BZ233/B
G053	= PNP -			= BC307/B
G023	= NPN 48.6mA			0.44K8
R155	Res. 270KΩ	1W		
D493	diodo 100V 1A			IN4833A
D494	= 600V 3A			MRS06
D134	= -100V 10A			BYW 30/100
D119	Rapporto 1A			600V IN4833T
D469	= 100V 2A			
D405	Tristate Inverter			MRS57
D072	stepper 2000			200V 8A
D018	=			15V 5W
D047	=			5.6V 0.4W
D008	= 100V 3A			INSAD1
D005	= 100V 1A			IN4002
AKX	Resist. 340Ω	2%		
<u>Condensatore</u>				
C538		±10%		3300μF 630V Scott
C537				4000μF 16V
C535				6800μF 10V
CS58				470μF 200V
C498				100μF 25V
C497				100μF 16V
C496				470μF 16V
C495				330μF 25V
C493				0.01μF 250V Film
C460				470μF 25V polim.
C373				1000μF 16V All
C551				2000μF 6.3V All
C237				1μF 50V Caram
C175				0.1μF 250V Film
C671				0.01μF 63V
C001				1μF 0.3V
C-98				0.1μF 63V Film
R003	Potenz. T16	10%		
R908	Ri. zistematico	5%		100Ω 1W
R503		2%		15Ω 2W
R083			5%	150KΩ 1W
R438			2%	210Ω 1W
R435			2%	300Ω 1W
R427			2%	220Ω =
R414			2%	10Ω =
R239			2%	3.9Ω =
R159			5%	390KΩ 1W
R139				56KΩ =
R115				56KΩ =
R101				45KΩ =
R097				1KΩ =
R093				680Ω =
R177				150Ω =
R669				68Ω =
R059				28Ω =
R049				10Ω =
VALORE e TIPO		TOLL	POTENZA + V. LAVORO	

PER stat. Esterri		DESCRIZIONE					
		Le dimensioni sono espresse in micron (μm)		Fori senza toll. - B-13			
Descrizione	LA12	SCHEMA ELETTRICO		T.P.	Ar.Gest.	N. Disegno	
Prodotto		Materiale	Mov. Data	Mov. Data	Prima	Cod. Brich.	
XP-1000	*				4		
Sostituzione di	*	Tratt. Term.	MN2C 3D 4.81	04M 018.6.83	Visto	Cod. Semilar.	
Sostituito da	*		028	20.10.81			
Derivato da	*	Finitura	01H D 22.11.81		Data	Cod. Greggio	
			02D H 23.12.81		30.4.81		
			03M D 26.2.82		Scalo	Cod. Finito	
			04D H 11.5.82		2	Cod. Sintesi	X-D



01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


= X



MOD.	DATA	MOD.	DATA	olivetti		RIF.	VALORE DI TIPO	TOLL.	POTENZA DI LAVORO	RIF.	VALORE DI TIPO	TOLL.	POTENZA DI LAVORO
N.		N.		PRODOTTO									
06	201	21	201	SCHEMA ELETTRICO PER CIRCUITI SPECIALI	BESTRACT D.W.G.								
06	201	22	201	TASTIERA	PC1000								

SCHEMA ELETTRICO PER CIRCUITI SPECIALI  
BESTRACT D.W.G.  
TASTIERA PC1000

N. Ord. 1676866502  
Date 1985  
C. da Pg. 1 / 1



01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

= X

A

B

C

D

E

F

G

H

I

J

K

L

M

N

P

O

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

P

Q

R

S

T

U


V

W

X

Y

Z




MOD.	DATA	MOD.	DATA	olivetti
INCARTA	8/82			PRODOTTO
				X61009/01

RIF.	VALORE O TIPO	TOLL.	POTERIA O V.LAVORO	RIF.	VALORE O TIPO	TOLL.	POTERIA O V.LAVORO

SCHEMA ELETTRICO PER CIRCUITI SPECIALI  
ELETTRICAL D.W.G.  
TASTIERA PC1000

Rif. 3151504.02	Date 5/2/82	Pratica
D. da F.p. n. 00000000000000000000000000000000		Giugno 1982

01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30



01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

= X

A

B

C

D

E

F

G

H

I

J

K

L

M

N

P

Q

R

S

T

U

V

W

X

Y

Z

A

B

C

D

E

F

G

H

I

J

K

L

M

N

P

Q

R

S

T

U




V

W

X

Y

Z



SCHEMA ELETTRICO PER CIRCUITI SPECIALI  
Electrical D.W.G.

Tastiera PC1000 Kana

RIF.	VALORE O TIPO	TOLL.	POTERIO O CLAVIG.	RIF.	VALORE O TIPO	TOLL.	POTERIO O CLAVIG.

01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

## **A. UNDERSTANDING THE LOGIC DIAGRAMS**

## CONTENTS

### PAGE

- |     |   |
|-----|---|
| A-1 | <b>A. <u>UNDERSTANDING THE LOGIC DIAGRAMS</u></b> |
| A-1 | <b>A.1 <u>GENERAL</u></b>                         |
| A-1 | <b>A.2 <u>LOGIC DIAGRAM REFERENCING</u></b>       |
| A-2 | <b>A.3 <u>LOGIC DIAGRAM SIGNAL NAMES</u></b>      |

## A. UNDERSTANDING THE LOGIC DIAGRAMS

## A.1 GENERAL

The form of the logic diagrams included in this manual are specific to Olivetti. The following is included to assist in the understanding of the logic diagrams.

## A.2 LOGIC DIAGRAM REFERENCING

The logic symbol used for a particular logic element is consistent throughout the diagrams. The referencing associated with these elements is shown in Figure A-1




Fig. A-1 Logic Diagram Referencing

1. Coordinates giving the position of the logic symbol on the logic diagram.
2. Component code - A description of the code giving component type and function is found in the lower right hand corner of the logic diagram.
3. Board Number - For the M20 this is always 001 as no logic circuit is divided between several printed circuit boards.
4. Coordinates giving physical location of the component on the printed circuit board.
5. Coordinates giving the position of the logic element within the component or its position within a component location.
6. Signal Name
7. Component Pin Number
8. Signal name of a signal path that covers more than one logic diagram.
9. Coordinates giving the location of the signal this logic diagram.
- 10 & 11. Coordinates giving the location of the signal on other logic diagrams and the relevant logic diagram sheet number.

### **A.3 LOGIC DIAGRAM SIGNAL NAMES**

The following relates the Mnemonics used in the text of this manual to the Signal Names used on the logic diagrams.

Mnemonic	Signal Name
A0	AAA00
A1	AAA01
A2	AAA02
A3	AAA03
A4	AAA04
A5	AAA05
A6	AAA06
A7	AAA07
A8	AAA08
A9	AAA09
A10	AAA10
A11	AAA11
A12	AAA12
A13	AAA13
A14	AAA14
A15	AAA15
*ACK/PC6	R0610
AD0	PL000
AD1	PL001
AD2	PL002
AD3	PL003

Mnemonic	Signal Name
AD4	PL004
AD5	PL005
AD6	PL006
AD7	PL007
AD8	PL008
AD9	PL009
AD10	PL010
AD11	PL011
AD12	PL012
AD13	PL013
AD14	PL014
AD15	PL015
AS	PZ121
*AS	PL022
*AS	PZ122
BCLK	PZ127
BLUE	PF009
BOOT	PZ015
*BOOT	R0904
BUSACK	PZ120
*BUSACK	R0406
*BUSACKIN	R0405
*BUSACKOUT	R0408
*BUSREQ	R1008
BUSY/PB1	R0304
B/*W	PL018
B/*W	PZ021
BW VIDEO	R0026
BW/*COLOR	PZ002
B/W RMCS0	PZ024
B/W RMCS1	PZ026
B/W RMCS2	PZ027
B/W RMCS3	PZ029
CAS0	PK044
CAS1	PK045
CAS2	PK046
CASL	PZ042
CASU	PZ043
CHAR CLOCK	PZ039
COLOR RMCS1	PZ032
COLOR RMCS2	PZ028
COLOR RMCS3	PZ031
COLOR4/*COLOR8	PZ000
*COMV11	R0002
*COMV12	R0004
CPU LATCH	PZ040
CPUCLK	PZ018
*CPU/CRT	PB033
CPU/*CRT	PZ038
CRT LATCH	PZ039
CTS	PH007
CTS	PH027
DO	DDDD00

Mnemonic	Signal Name
D1	DDD01
D1/PA0	R0103
D2	DDD02
D2/PA1	R0104
D3	DDD03
D3/PA2	R0105
D4	DDD04
D4/PA3	R0106
D5	DDD05
D5/PA4	R0107
D6	DDD06
D6/PA5	R0108
D7	DDD07
D7/PA6	R0109
D8	DDD08
D9	DDD09
D10	DDD10
D11	DDD11
D12	DDD12
D13	DDD13
D14	DDD14
D15	DDD15
DA8/PA7	R0110
*DCPU	PB008
*DCRT	PB009
*DEN	PA003
DEMAND/PB2	R0305
D10	PC024
D11	PC025
D12	PC026
D13	PC027
D14	PC028
D15	PC029
D16	PC030
D17	PC031
D18	PC032
D19	PC033
D110	PC034
D111	PC035
D112	PC036
D113	PC037
D114	PC038
D115	PC039
*DIR	PA041
DIRC	PA026
DISPEN	PZ098
*DRAM	PZ013
DRAMSEL	PZ023
DS	PZ103
*DS	PL017
*DS	PZ064
DSR	PH008
DSR	PH026
DTR	PH031

Mnemonic	Signal Name
*DTR	PH011
*DTR	PH014
E	R0018
EARLY	PA008
EMPTY/PB3	R0306
FAULT/PB5	R0308
GRAPHCLK1	PZ065
GRAPHCLK2	PF026
GRAPHDB	PZ068
GRAPHDG	PZ085
GRAPHDR	PZ067
*GRAPHLD1	PZ017
*GRAPHLD2	PF024
GREEN	PF007
HLD	PA023
HLT	PA023
HSYNC	PZ096
HSYNC	R0102
*I/01	PZ006
*I/02	PZ004
*I/04	PZ094
*I/05	PZ126
*I/06	PZ108
*I/07	PZ106
*I/010	PZ114
*I/011	PZ123
*I/013	PZ099
*INDEX	PA036
INT	PK038
INTFDC	PZ009
INTPC0	PZ118
INTPC3	PZ117
INTRXDKY	PZ112
INTRXDRT	PZ110
INTTXDKY	PZ113
INTTXDRT	PZ111
*I/O RD	PZ005
I/O REQ	PZ124
*I/O WR	PZ003
*IP	PA036
IR0	PZ009
IR1	PK033
IR2	PK034
IR3	PZ110
IR4	PZ112
IR5	PK034
IR6	PK036
IR7	PK037
LATE	PA009
MA0	PE000
MA0	PE016
MA1	PE001
MA1	PE017
MA2	PE002

Mnemonic	Signal Name
MA2	PE018
MA3	PE003
MA3	PE019
MA4	PE004
MA4	PE020
MA5	PE005
MA5	PE021
MA6	PE006
MA6	PE022
MA7	PE007
MA7	PE023
MA8	PE008
MA8	PE024
MA9	PE009
MA9	PE025
MA10	PE010
MA10	PE026
MA11	PE011
MA11	PE027
*MEMDIS	R0503
*MICRO 1	R0706
*MOTOR ON	PA045
*MR	PZ008
MREQ	PZ100
*MREQ	PL020
*MREQ	PZ016
MX0	PZ055
MX1	PZ056
MX3	PZ058
MX4	PZ059
MX5	PZ060
MX6	PZ061
MX7	PZ062
MXA0	PZ047
MXA1	PZ048
MXA2	PZ049
MXA3	PZ050
MXA4	PZ051
MXA5	PZ052
MXA6	PZ053
MXA7	PZ054
MXB0	PZ086
MXB1	PZ087
MXB2	PZ088
MXB3	PZ089
MXB4	PZ090
MXB5	PZ091
MXB6	PZ092
MXB7	PZ093
*NMI	R1004
N/*S	PL019
N/*S	R0806
*NVI	PZ119
*OBMS	PZ030

Mnemonic	Signal Name
*OE	PG000
PA0	PJ000
PA0/D1	R0103
PA1	PJ001
PA1/D2	R0104
PA2	PJ002
PA2/D3	R0105
PA3	PJ003
PA3/D4	R0106
PA4	PJ004
PA4/D5	R0107
PA5	PJ005
PA5/D6	R0108
PA6	PJ006
PA6/D7	R0109
PA7	PJ007
PA7/D8	R0110
PB0	PJ008
PB0	R0303
PB1	PJ009
PB1/BUSY	R0304
PB2	PJ010
PB2/DEMAND	R0305
PB3	PJ011
PB3/EMPTY	R0306
PB4	PJ012
PB4/SELECTED	R0307
PB5	PJ013
PB5/FAULT	R0308
PB6	PJ014
PB6	R0309
PB7	PJ015
PB7	R0310
PC0	PZ118
PC0	R0603
PC1	PJ016
PC1	R0605
PC2	PJ017
PC2	R0606
PC3	PZ117
PC3	R0607
PC4	PJ018
PC4	R0608
PC5	PJ019
PC5/*STROBE	R0609
PC6	PJ020
PC6/*ACK	R0610
PC7	PJ021
PC7	R0604
*PD	PA012
PU	PA012
RA0	PE012
RA0	PE028
RA1	PE013

Mnemonic	Signal Name
SNO	PK018
SN1	PK012
SN1	PK019
SN2	PK013
SN2	PK020
SN3	PK014
SN3	PK021
SN4	PK015
SN5	PK016
SN6	PK017
SPARE	PF010
*SP/*EN	R0208
*SRAM	PZ014
*SRAM	PZ014
SS0	PA025
ST0	PK007
ST0	PK018
ST1	PK008
ST1	PK019
ST2	PK009
ST2	PK020
ST3	PK010
ST3	PK021
STEP	PA027
*STEP	PA042
*STOP	R0705
*STROBE/PCS	R0609
*SWAIT	PZ102
SYSINT	R0001
T50	PZ2020
T100	PB045
T150	PB043
T200	PB044
T250	PB048
TA14	PZ095
TA15	PZ010
TR00	PA037
TRACK0	PA037
TSN0	PZ011
TSN1	PZ012
TSN2	PZ035
TXC	PH019
TXC	PZ109
TXCL KA	PH018
TXCL KB	PH002
TXD	PH009
TXD	PH023
TXD	PH029
TXRDY	PZ111
TXRDY	PZ112
VCO	PA046
VDD	PD033
*VI	R1002
*VINTACK	PK043

Mnemonic	Signal Name
VSYNC	PZ097
VSYNC	R0502
WAIT	
*WAIT	
WDIN	PA007
WDOUT	PA011
*WE	PA021
*WEL	PZ046
*WEU	PZ045
*WF/*VF OE	PA010
WG	PA006
*WPRT	PA035
WR BUF EN	PC001
*WRITE DATA	PA038
*WRITE GATE	PA039
*WRITE PROJECT	PA035
1MHZ	PZ007
2MHZ	PZ105
32K/*128K	R0205
4MHZ	PM009

## UPDATING STATUS

Pages marked \* must be suppressed

**NOTICE**

Ing. C. Olivetti & C. S.p.A. reserves the right to make improvements in the product described in this manual at any time and without notice.

This material was prepared for the benefit of Olivetti customers. It is recommended that the package be test run before actual use.

Anything in the standard form of the Olivetti Sales Contract to the contrary notwithstanding, all software being licensed to Customer is licensed "as is". THERE ARE NO WARRANTIES EXPRESS OR IMPLIED INCLUDING WITHOUT LIMITATION THE IMPLIED WARRANTY OF FITNESS FOR PURPOSE AND OLIVETTI SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL OR INCIDENTAL DAMAGES IN CONNECTION WITH SUCH SOFTWARE.

The enclosed programs are protected by Copyright and may be used only by the Customer. Copying for use by third parties without the express written consent of Olivetti is prohibited.

**Code 4100630 W (0)**  
**Printed in Italy**

---

**olivetti**